|
|
Design And Test
A variety of design flows (digital, analog, mixed-signal) can be used
with a number of different CAD tools, technology files, design kits,
libraries and IP to create designs for processes accessed by MOSIS.
Design Kits
Analog/mixed-signal design kits, technology files, etc. (see
design kit summary)
that support Cadence, Mentor, Synopsys and Tanner tools. Except where
noted, these are distributed free of charge and are made available
(other than austriamicrosystems) through our
document server after signature of the MOSIS customer agreement
and the vendor required agreements.
Design Rules
Vendor design rules, SPICE models, etc. are available for each
process. MOSIS provides electrical test data and
SPICE parameters from MOSIS measurements on most MPW (multiproject
wafer) runs. Projects submitted to MOSIS for fabrication can be
designed using either the vendor's native design rules (specific to a
process) or (for some
processes) the
SCMOS
vendor-independent, scalable rules. These rule sets cannot be mixed
within a design. SCMOS kits,
cells, and
technology files are available.
Standard Cells
Standard cell libraries enabling synthesis to place and route design
flows are available for selected processes.
ARM (was Artisan) offers free digital standard cell libraries, I/Os
(pads), and memory generators to commercial firms for the IBM 65 nm
(10SF,
10LPe) 90 nm
(9SF,
9LP, and
9RF), IBM 0.13 micron
(8RF-DM,
8RF-LM), and IBM 0.18
micron
(7RF) processes; the TSMC
0.13 micron
(CL013G and
CR013G/CM013G). 0.18
micron
(CL018 and
CR018/CM018), and 0.25 micron
(CL025 and
CR025/CM025) processes.
For more information from ARM, see
ARM has also sublicensed MOSIS to
support
universities for these libraries.
MOSIS Process Control Monitor
The MOSIS Process Control Monitor (PCM) is included on most MOSIS
runs. Lot-specific parametric results and SPICE
device model parameters are extracted from PCM measurements on
wafers probed by MOSIS.
|
Related Links
Vendor Native-Rule Design Kits
SCMOS Rule Design Kits
Design Submission Procedures
Fabrication Processes
|
|
|