mosis-logo The MOSIS Service
More than 50,000 designs in over 25 years of operation
New From MOSIS
Customer Account Log In
Technical Support Log In
Products - Processes - Prices - Web Forms - Site Map - Support - Fab Schedule
Home --> Products --> MOSIS Fabrication Processes --> ON Semiconductor Fabrication
General Information
About MOSIS
Products
Processes
Prices
Support
User Group
Events
Job Openings
News

Work with MOSIS
Getting Started
Design and Test

Requests
Run Status
Account Status
Project Status
Test Data

Docs and Forms
Documents
Forms/Agreements
Web Forms

Quick Reference
New Users
Experienced Users
Purchasing Agents
Design and Test
Academic Institutions
Export Program
Submit A Project

Search MOSIS

ON Semiconductor Fabrication
(formerly AMIS)

Technology descriptions, MPW fabrication schedule, and vendor document access procedures for the ON Semiconductor fabrication processes available through MOSIS.

ON Semiconductor Fabrication Processes
The ON Semiconductor fabrication processes available through MOSIS include 0.7 µm high voltage CMOS, 0.5 µm CMOS, and 0.35 µm high voltage CMOS.

ON Semiconductor Fabrication Schedule
MOSIS offers a multiproject wafer (MPW) run schedule through ON Semiconductor. To be considered ontime for an MPW run, layout and paperwork are due to MOSIS by 1 PM PT (Pacific/California Time) on the date listed.

ON Semiconductor Design Kits
ON Semiconductor Design Kits are available upon approval for MOSIS customers.

How To Access ON Semiconductor Documents
General instructions for accessing ON Semiconductor design rules and cell libraries through MOSIS.

International Traffic in Arms Regulations (ITAR)
The ON Semiconductor C5 process offered through MOSIS supports designs subject to export control under ITAR regulations.



Related Links
  • MOSIS Fabrication Processes





  • The MOSIS Service
    4676 Admiralty Way, Marina del Rey, California 90292-6695 USA

    Contacts - Search MOSIS - Site Map - Privacy Statement