The MOSIS Service More than 50,000 designs in 25 years of operation

Processes - Schedule - Prices - Web Forms - Contacts - Site Map

Home --> Products --> Fabrication --> Vendors --> TSMC --> TSMC CL018HV Process

General Information About MOSIS Products Processes Prices Support User Group Events Job Openings News Work with MOSIS Getting Started Design and Test Requests Run Status Account Status Project Status Test Data Docs and Forms Documents Forms/Agreements Web Forms Quick Reference New Users Experienced Users Purchasing Agents Design and Test Academic Institutions Export Program Submit A Project Search MOSIS	Taiwan Semiconductor (TSMC) 0.18 Micron CL018HV Process 1. CL018HV Process Description This process is the TSMC 0.18 1P6M 1.8/5/32 V high voltage process. This process has 1 poly layer, 6 metals. 2. TSMC Design Rules, Process Specifications, and SPICE Parameters TSMC has sub-licensed MOSIS to distribute this information to approved customers who have an account with MOSIS and submit the online TSMC Access Request form. Review the following CMP and antenna guidelines which apply to this process. Design rules supported by this technology Only the TSMC design rules will be supported for this technology. MOSIS Technology Codes See Technology Codes for TSMC CL018HV Process. 3. Parametric Test Results and SPICE Model Parameters Contact support@mosis.com. 4. Reticle/Wafer Size, Steps, Turnaround Time, Die and Wafer Thickness TSMC CL018HV Process Wafer Size (inches) Reticle Size (millimeters, approx.) Reticle Copies Stepped on Wafer (approx.) Turn- around Time (weeks, approx.) Die Thickness (+/- .5 mil) Wafer Thickness Mils Micro- meters Mils Micro- meters 8 21 x 21 * 55 13 - 14 10 250 30 760   * Smaller sizes are available. Related Links MOSIS-Supported TSMC Processes TSMC Technology Codes & Layer Maps TSMC Document Access
Looking for something special? Check our Site Map or Search MOSIS.
The MOSIS Service 4676 Admiralty Way Marina del Rey, California 90292-6695 USA Contact MOSIS
Privacy Statement