Taiwan Semiconductor (TSMC)
0.35 Micron
CL035HV Process
1. CL035HV Process Description
This process is the TSMC 0.35 2P4M 3.3/15 V high voltage process, has
2 poly layers and 4 metals. The 0.35 µm HV DDD processes uses
epitaxial wafers; the BCD processes uses Hi-Wafer, not epitaxial
wafers.
TSMC has sub-licensed MOSIS to distribute this information to approved
customers who have an account with MOSIS and submit the online
TSMC Access
Request form.